

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/774,933	02/09/2004	Guen-Hee Cho	8021-202 (SS-19131-US)	5093	
22150 75	90 08/24/2005		EXAMINER		
F. CHAU & ASSOCIATES, LLC			COX, CASSANDRA F		
130 WOODBUI WOODBURY,			ART UNIT	PAPER NUMBER	
,			2816		
			DATE MAILED: 08/24/200	ς .	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applic	ation No.	Applicant(s)	,			
Office Action Summary		10/774	,933	CHO ET AL.				
		Exami	ner	Art Unit				
		1	ndra Cox	2816				
 Period for	The MAILING DATE of this communi Reply	cation appears on	the cover sheet with	the correspondence addre	)SS			
THE M Extensing after SI - If the poly of the poly	RTENED STATUTORY PERIOD FO AILING DATE OF THIS COMMUNIONS of time may be available under the provisions of time may be available under the provisions of the may be available under the provisions of the maximum that (30 eriod for reply specified above is less than thirty (30 eriod for reply is specified above, the maximum state to reply within the set or extended period for reply by received by the Office later than three months at patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no unication. of days, a reply within the tutory period will apply an will, by statute, cause the	event, however, may a rep statutory minimum of thirty ( d will expire SIX (6) MONTh application to become ABAI	ly be timely filed  30) days will be considered timely.  HS from the mailing date of this comm  NDONED (35 U.S.C. § 133).	nunication.			
Status								
1) 🛛 F	Responsive to communication(s) file	d on <i>02 June 200!</i>	5					
· · · · · · · · · · · · · · · · · · ·	•	b)⊠ This action i	=					
-	ince this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositio	n of Claims							
4; 5)⊠ C 6)⊠ C 7)⊠ C	Claim(s) 16-21 and 25 is/are objected to.							
Applicatio	n Papers							
10)⊠ TI A R	ne specification is objected to by the ne drawing(s) filed on <u>09 February 2</u> pplicant may not request that any objected leplacement drawing sheet(s) including the oath or declaration is objected to	$2004$ is/are: a) $\square$ ition to the drawing(sthe correction is req	s) be held in abeyance uired if the drawing(s	e. See 37 CFR 1.85(a). ) is objected to. See 37 CFR	1.121(d).			
Priority un	der 35 U.S.C. § 119							
12) 🖾 A( a) 🖾 1 2 3	cknowledgment is made of a claim f  All b) Some * c) None of:  Certified copies of the priority of  Copies of the certified copies of application from the Internation of the attached detailed Office action	documents have b documents have b of the priority docu nal Bureau (PCT F	een received. een received in App ments have been re Rule 17.2(a)).	olication No eceived in this National Sta	age			
Attachment(s	1							
`	of References Cited (PTO-892)		4) Interview Sur	nmary (PTO-413)				
2) 🔲 Notice o	of Draftsperson's Patent Drawing Review (P)	•	Paper No(s)/I	Mail Date	-0)			
Informa (ک Paper N	tion Disclosure Statement(s) (PTO-1449 or Flo(s)/Mail Date	PTO/SB/08)	5) Notice of Info	ormal Patent Application (PTO-15	02)			

#### **DETAILED ACTION**

Applicant's arguments in the response filed on 06/02/05 have been considered, but are not persuasive. The restriction is proper because the inventions in Group I and Group II are related as combination subcombination. While group I may disclose an internal clock generator, it does not require the particular elements of the internal clock generator as claimed in Group II. Therefore, the search required for Group I would not be the same as the search required for Group II. The restriction has been maintained and the claims of elected Group I have been searched. The claims of Group II have been withdrawn from further consideration.

### Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:
   The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims 12-13 and 23-24 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 12 and 23 are indefinite because the claims are misdescriptive. The claims recite "a phase controller, which outputs an output signal of the level selector as the internal clock signal in response to first and second phase control signals;" This is misdescriptive. The phase controller is outputting a delayed version of the output signal of the level selector wherein the delay is controlled in response to the first and second phase control signals. Correction or clarification is required.

Application/Control Number: 10/774,933 Page 3

Art Unit: 2816

Claims 13 and 24 are also rejected due to the limitations of the base claim and any intervening claims.

#### Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 15 and 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Yoneda (U.S. Patent No. 6,404,248).

In reference to claim 15, Yoneda discloses in Figure 9 a delay-locked loop comprising: a level selector (52), which receives an external clock signal (RCLK), and directly outputs the external clock signal (RCLK) or changes a level of the external clock signal (RCLK) and outputs a changed external clock signal (RCLK inverted); and an internal clock signal generator (51, 53, 54), which receives an output signal (SCLK) of the level selector (52) and the external clock signal (RCLK), and generates an internal clock signal (OCLK) synchronized to a phase of the output signal (SCLK) of the level selector (52).

In reference to claim 22, the external clock signal (RCLK) has a Transistor-Transistor logic level.

## Allowable Subject Matter

5. Claims 1-11, and 14 are allowed.

Application/Control Number: 10/774,933 Page 4

Art Unit: 2816

6. Claims 16-21 and 25 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

- 7. Claims 12-13 and 23-24 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.
- 8. The following is a statement of reasons for the indication of allowable subject matter: Claims 16-17 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 6 wherein the level selector (610) comprises a second metal line (MTL2), which applies the external clock signal to the clock buffer unit (630), wherein one of the first and second metal lines is connected and one of the first and second metal lines is disconnected in combination with the rest of the limitations of the base claims and any intervening claims. Claims 18-21 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 7 wherein the level selector (710) comprises a first (BP1), second (BP2), third (BP3), fourth (BP4) and a bonding wire (WB) having the recited connections in combination with the rest of the limitations of the base claims and any intervening claims. Claims 23-24 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 2 wherein the feedback unit (250) generates an up/down signal (UDS) and a mode signal (MODES) and the phase control signal generator (260) generates first and second control signals (PHS1, PHS2) for controlling a phase of an output signal of the level selector (110) in combination with the rest of the limitations of the base claims and

any intervening claims. Claim 25 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 2 wherein the level selector (110) receives the external signal (EXCLK) through a repeater (270, 280) in combination with the rest of the limitations of the base claims and any intervening claims.

9. The following is an examiner's statement of reasons for allowance: Claims 1-11 and 14 are allowed because the closest prior art of record fails to disclose a circuit as shown in Figure 1 wherein the delay locked-loop comprises a control signal generator (120) which generates the control signal for the level selector (110) that is separate from the internal clock signal generator (130) in combination with the rest of the limitations of the base claims and any intervening claims. The closest prior art of record discloses the level selector receiving a control signal from the internal clock signal generator.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

#### Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cassandra Cox whose telephone number is 571-272-1741. The examiner can normally be reached on Monday-Thursday from 7:00 AM to 4:30 PM and on alternate Fridays from 7:30 AM to 4:00 PM.

Application/Control Number: 10/774,933 Page 6

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

CC (LE) August 20, 2005

SUPERVISORY PATENT EXAMINED
TECHNOLOGY CENTER 2800